


15.6" Discrete Block Diagram

PCB Stackups

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : PWR
LAYER 6 : BOT




Dr-Bios.com

Table of Contents		
PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	POWER STAGE& BOI-FUNCTION	
3	POWER SEQUENCE	
4	IVB rPGA 1/4(HOST&PCIE)	CPU
5	IVB rPGA 1/4(HOST&PCIE)	CPU
6	IVB rPGA 3/4(POWER)	CPU
7	IVB rPGA 4/4(GND)	CPU
8	PCH 1/6 (DMI/FDI/V/VIDEO)	CLG
9	PCH 2/6(SATA/RTC/HDA/LPC)	CLG
10	PCH 3/6(PCIE/USB/CLK/NV)	CLG
11	PCH 4/6(GPIO/CPU)	CLG
12	PCH 5/6(POWER)	CLG
13	PCH 6/6(GND)	CLG
14	DDR3 DIMM-0-STD(4.0H)	DDR
15	DDR3 DIMM-1-STD(4.0H)	DDR
16	N13P PCIE	GPU
17	N13P MEM I/F	GPU
18	N13P DISPALY	GPU
19	N13P POWER	GPU
20	N13P GND	GPU
21	N13P STRAP/GPIO	GPU
22	N13P VRAM-A DDR3	gDDR3
23	N13P VRAM-B DDR3	gDDR3
24	HDMI/HDD/ODD	HDMI/HDD/ODD
25	LVDS/CCD/CRT	LVDS/CCD/CRT
26	USB 3.0/USB 2.0	USB 3.0/USB 2.0
27	WLAN/UMTS/BT	WLAN/UMTS/BT
28	LAN RTL8111F	LAN RTL8111F
29	AUDIO ALC269	AUDIO ALC269
30	NEW CARD/CARD READER	NEW CARD/CARD READER
31	TPM/KB/TP/LED/HOLE	TPM/KB/TP/LED/HOLE
32	EC ITE8518	EC
33	SYSTEM 5V/3V (RT8223PZQW)	PWR
34	VCORE(ISL95836HRTZ-T) QC	PWR
35	DDR3 1.5V(RT8207LZQW)	PWR
36	1.8V_S0(G5173R41U)	PWR
37	1.05V_S0 (TPS51211DSCR)	PWR
38	1.8V_S0(G5173R41U)	PWR
39	VCCSA (G9336ADJTP1U)	PWR
40	VGPU_COR(NCP3218MNR2G)	PWR
41	Discharger	PWR
42	Load SW	PSW
43	Charger (BQ24707RGRR)/DCIN	PWR
44	Change List	

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
3V_RTC	+3.0V~+3.3V		S0-G3
3V_S0	+3.3V	S0_ON1	S0
3V_S5	+3.3V	EC	S0-S5
3V_AUX	+3.3V	AC/DC Insert enable	AWLAYS
5V_S0	+5V	S0_ON1	S0
5V_S3	+5V	S3_ON	S0-S3
5V_S5	+5V	EC	S0-S5
5V_AUX	+5V	AC/DC Insert enable	AWLAYS
1.8V_S0	+1.8V	S0_ON2	S0
1.5V_S0	+1.5V	S0_ON2	S0
1.5V_S3	+1.5V	S3_ON	S0-S3
1.05V_S0	+1.05V	S0_ON2	S0
VCCSA	By VID	S0_ON2	S0
CPU_CORE	By VID	VR_ON	S0
VCC_AXG	By VID	VR_ON	S0
3V_LAN	+3.3V	LAN_ON	S0-S5(By WOL)
3V_GPU	+3.3V	DGPU_VRON	Optimus
1.5V_GPU	+1.5V	DGFX_VR_PWRGD	Optimus
1.05V_GPU	+1.05V	DGFX_VR_PWRGD	Optimus
VGA_CORE	By VID	DGPU_VRON1	Optimus

Dr-Bios.com

N13P-LP Power ON/OFF Sequence



BIOS/ EC control:

T1:DGPU_VRON to DGPU_VRON2 = 500us

T2:GFXPG to DGPU_HOLD_RST# = 5ms

T3:CLK_PCIE_VGA to DGPU_HOLD_RST# >100us(Spec)

T4:DGPU_HOLD_RST# to DGPU_VRON = 5ms

Note: Clock must be shutdown before 3.3V_GPU

T5:DGPU_VRON to DGPU_VRON2 = 500us

N13P-LP & N13P-GLP Table

	N13P-GLP	N13P-LP
VL3	BLM18P121SN (CX8PG121009)	0ohm_0603 (CS00003J951)

	N13P-GLP	N13P-LP
VR111	NA	10Kohm_0402 (CS31002FB26)


	N13P-GLP	N13P-LP
VR62	10Kohm_0402 (CS31002FB26)	NA

ID2	ID1	ID0	Model
0-R435	0-R438	0-R437	FJ8 UMA
0-R435	0-R438	1-R430	FJ8 Discrete
0-R435	1-R382	0-R437	PH6 UMA(Consumer)
0-R435	1-R382	1-R430	PH6 UMA(Commercial)
1-R384	0-R438	0-R437	PH6 N13P-LP
1-R384	0-R438	1-R430	PH6 N13P-GLP
1-R384	1-R382	0-R437	TBD
1-R384	1-R382	1-R430	TBD

B-29

		GLP 1GB HYN	GLP 1GB SAM	GLP 2GB HYN	GLP 2GB SAM	LP 2GB HYN	LP 2GB SAM
ROM_SCLK	VR44	NA	NA	NA	NA	NA	NA
	VR54	CS31502FB24	CS31502FB24	CS31502FB24	CS31502FB24	CS24992FB26	CS24992FB26
ROM_SI	VR41	NA	NA	NA	NA	NA	NA
	VR52	CS31502FB24	CS32002FB29	CS33012FB18	CS34532FB18	CS33012FB18	CS34532FB18
ROM_SO	VR43	NA	NA	NA	NA	NA	NA
	VR53	CS31002FB26	CS31002FB26	CS31002FB26	CS31002FB26	CS31002FB26	CS31002FB26
STRAP0	VR51	CS34532FB18	CS34532FB18	CS34532FB18	CS34532FB18	CS34532FB18	CS34532FB18
	VR55	NA	NA	NA	NA	NA	NA
STRAP1	VR46	NA	NA	NA	NA	NA	NA
	VR56	CS34532FB18	CS34532FB18	CS34532FB18	CS34532FB18	CS24992FB26	CS24992FB26
STRAP2	VR47	CS24992FB26	CS24992FB26	CS24992FB26	CS24992FB26	NA	NA
	VR57	NA	NA	NA	NA	CS32002FB29	CS32002FB29
STRAP3	VR48	NA	NA	NA	NA	NA	NA
	VR58	CS24992FB26	CS24992FB26	CS24992FB26	CS24992FB26	CS24992FB26	CS24992FB26
STRAP4	VR50	NA	NA	NA	NA	NA	NA
	VR59	NA	NA	NA	NA	CS34532FB18	CS34532FB18

System Power-ON Sequence



System Power Sequence

EC Control:

T1: S5_ON TO RSMRST# = 20ms (spec:mini 10ms)

T2: S0_ON1 TO S0_ON2 = 500us

T3: S0_ON2 TO VRON = 10ms

T4: HWPG TO MPWROK = 110ms (spec:mini 99ms)

Note:HWPG NEED TO BE HIGH at that time

System:




T5: MPWROK to UNCOREPWROK =2ms(Min)


T6: UNCOREPWROK to SVID Packet =500us(Max)



T7: SVID Packet to IMVP_PWRGD =5ms(Max)

T8: SYS_PWROK to SUS_STAT# =1ms(Min)


T9:SUS_STAT# to PLTRST# =60us(Min)




 Quanta Computer Inc. PROJECT : FH6C_HM70	
Size	Document Number
Ivy Bridge 1/4	
Date: Tuesday, May 22, 2012	Sheet 4 of 45




Dr-Bios.com



Ivy Bridge Processor (GND)




Ivy Bridge Processor (RESERVED, CFG)



Processor Strapping


CFG2	0	PCIe X16 LANE Reversed
	1	Normal Operation
CFG3	0	PCIe X4 LANE Reversed
	1	Normal Operation
CFG4	0	Enable; An ext DP device is connected to eDP
	1	Disable; No physical DP attached to eDP
CFG(5:6)	00	1 x 8 , 2 x 4 PCIe
	01	Reserve
	10	2 x 8 PCIe
	11	1 x 16 PCIe
CFG7	0	PEG Wait for BIOS for training
	1	PEG Train immediately following PLT_RST#



D - Bios.com


Panther Point (DMI, FDI, PM)

USC




Panther Point (LVDS, DDI)


U6D



PCH Pull-high/low



System PWR_OK



RTC Circuit

The schematic diagram illustrates the RTC circuit. It features a 3V_AUX input connected to a diode D1 (RB500V-40) and a 3V_RTC input connected to a diode D2 (RB500V-40). Both diodes are connected to a 20MIL resistor network. The circuit includes resistors R101 (1K_4, 20MIL), R98 (20K_6), and R103 (20K_6). It also features capacitors C76, C75, and C78 (all 1u10V_4). The output is connected to the RTC_RST# pin. A 3V_RTC input is also shown connected to a 20MIL resistor network. A 3V_RTC input is also shown connected to a 20MIL resistor network. A 3V_RTC input is also shown connected to a 20MIL resistor network.

[illegible]

The schematic diagram illustrates the JTAG interface circuit. A 3V_S5 power supply is connected to a network of resistors. The circuit includes resistors R152 (210F_4), R123 (210F_4), R124 (210F_4), R153 (100F_3), R127 (100F_4), R128 (100F_4), and a pull-down resistor R126 (51_4) connected to PCH_JTAG_TCK. The circuit is designed to interface with the PCH_JTAG_TMS, PCH_JTAG_TDI, and PCH_JTAG_TDO signals.

[illegible]

Panther Point (HDA, JTAG, SATA)

The diagram illustrates the internal connections of the Panther Point processor, categorized by interface type:

- RTC (Real Time Clock):** Includes connections for RTCX1, RTCX2, RTC_RST#, SM_INTRUDER#, PCH_INTRMEN, and INTRMREN.
- SATA (Serial ATA):** Shows connections for SATA0RXN, SATA0RXP, SATA0TXN, SATA0TXP, SATA1RXN, SATA1RXP, SATA1TXN, and SATA1TXP. It also includes connections for SATA2RXN, SATA2RXP, SATA2TXN, and SATA2TXP.
- HDA (High Definition Audio):** Includes connections for HDA_BCLK, HDA_SYNC, HDA_RST#, HDA_SDINO, HDA_SDINI, HDA_SDIIN, HDA_SDO, and HDA_SDOOUT.
- JTAG (Joint Test Action Group):** Shows connections for JTAG_TCK, JTAG_TMS, JTAG_TDI, and JTAG_TDO.
- SPI (Serial Peripheral Interface):** Includes connections for SPI_CLK, SPI_CS0#, SPI_CS1#, SPI_CS#, SPI_SI, SPI_MOSI, and SPI_MISO.


Key components and components are labeled, including capacitors (C74, C77, C38, C37, C36, C35, C34, C33, C32, C31, C30, C29, C28, C27, C26, C25, C24, C23, C22, C21, C20, C19, C18, C17, C16, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, C5, C4, C3, C2, C1), resistors (R99, R102, R101, R100, R99, R98, R97, R96, R95, R94, R93, R92, R91, R90, R89, R88, R87, R86, R85, R84, R83, R82, R81, R80, R79, R78, R77, R76, R75, R74, R73, R72, R71, R70, R69, R68, R67, R66, R65, R64, R63, R62, R61, R60, R59, R58, R57, R56, R55, R54, R53, R52, R51, R50, R49, R48, R47, R46, R45, R44, R43, R42, R41, R40, R39, R38, R37, R36, R35, R34, R33, R32, R31, R30, R29, R28, R27, R26, R25, R24, R23, R22, R21, R20, R19, R18, R17, R16, R15, R14, R13, R12, R11, R10, R9, R8, R7, R6, R5, R4, R3, R2, R1), and other components like the RTCX1, RTCX2, RTC_RST#, SM_INTRUDER#, PCH_INTRMEN, INTRMREN, HDA_BCLK, HDA_SYNC, HDA_RST#, HDA_SDINO, HDA_SDINI, HDA_SDIIN, HDA_SDO, HDA_SDOOUT, JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_TDO, SPI_CLK, SPI_CS0#, SPI_CS1#, SPI_CS#, SPI_SI, SPI_MOSI, SPI_MISO, SATA0RXN, SATA0RXP, SATA0TXN, SATA0TXP, SATA1RXN, SATA1RXP, SATA1TXN, SATA1TXP, SATA2RXN, SATA2RXP, SATA2TXN, SATA2TXP, SATA3RXN, SATA3RXP, SATA3TXN, SATA3TXP, SATA4RXN, SATA4RXP, SATA4TXN, SATA4TXP, SATA5RXN, SATA5RXP, SATA5TXN, SATA5TXP, SATA6RXN, SATA6RXP, SATA6TXN, SATA6TXP, SATA7RXN, SATA7RXP, SATA7TXN, SATA7TXP, SATA8RXN, SATA8RXP, SATA8TXN, SATA8TXP, SATA9RXN, SATA9RXP, SATA9TXN, SATA9TXP, SATA10RXN, SATA10RXP, SATA10TXN, SATA10TXP, SATA11RXN, SATA11RXP, SATA11TXN, SATA11TXP, SATA12RXN, SATA12RXP, SATA12TXN, SATA12TXP, SATA13RXN, SATA13RXP, SATA13TXN, SATA13TXP, SATA14RXN, SATA14RXP, SATA14TXN, SATA14TXP, SATA15RXN, SATA15RXP, SATA15TXN, SATA15TXP, SATA16RXN, SATA16RXP, SATA16TXN, SATA16TXP, SATA17RXN, SATA17RXP, SATA17TXN, SATA17TXP, SATA18RXN, SATA18RXP, SATA18TXN, SATA18TXP, SATA19RXN, SATA19RXP, SATA19TXN, SATA19TXP, SATA20RXN, SATA20RXP, SATA20TXN, SATA20TXP, SATA21RXN, SATA21RXP, SATA21TXN, SATA21TXP, SATA22RXN, SATA22RXP, SATA22TXN, SATA22TXP, SATA23RXN, SATA23RXP, SATA23TXN, SATA23TXP, SATA24RXN, SATA24RXP, SATA24TXN, SATA24TXP, SATA25RXN, SATA25RXP, SATA25TXN, SATA25TXP, SATA26RXN, SATA26RXP, SATA26TXN, SATA26TXP, SATA27RXN, SATA27RXP, SATA27TXN, SATA27TXP, SATA28RXN, SATA28RXP, SATA28TXN, SATA28TXP, SATA29RXN, SATA29RXP, SATA29TXN, SATA29TXP, SATA30RXN, SATA30RXP, SATA30TXN, SATA30TXP, SATA31RXN, SATA31RXP, SATA31TXN, SATA31TXP, SATA32RXN, SATA32RXP, SATA32TXN, SATA32TXP, SATA33RXN, SATA33RXP, SATA33TXN, SATA33TXP, SATA34RXN, SATA34RXP, SATA34TXN, SATA34TXP, SATA35RXN, SATA35RXP, SATA35TXN, SATA35TXP, SATA36RXN, SATA36RXP, SATA36TXN, SATA36TXP, SATA37RXN, SATA37RXP, SATA37TXN, SATA37TXP, SATA38RXN, SATA38RXP, SATA38TXN, SATA38TXP, SATA39RXN, SATA39RXP, SATA39TXN, SATA39TXP, SATA40RXN, SATA40RXP, SATA40TXN, SATA40TXP, SATA41RXN, SATA41RXP, SATA41TXN, SATA41TXP, SATA42RXN, SATA42RXP, SATA42TXN, SATA42TXP, SATA43RXN, SATA43RXP, SATA43TXN, SATA43TXP, SATA44RXN, SATA44RXP, SATA44TXN, SATA44TXP, SATA45RXN, SATA45RXP, SATA45TXN, SATA45TXP, SATA46RXN, SATA46RXP, SATA46TXN, SATA46TXP, SATA47RXN, SATA47RXP, SATA47TXN, SATA47TXP, SATA48RXN, SATA48RXP, SATA48TXN, SATA48TXP, SATA49RXN, SATA49RXP, SATA49TXN, SATA49TXP, SATA50RXN, SATA50RXP, SATA50TXN, SATA50TXP, SATA51RXN, SATA51RXP, SATA51TXN, SATA51TXP, SATA52RXN, SATA52RXP, SATA52TXN, SATA52TXP, SATA53RXN, SATA53RXP, SATA53TXN, SATA53TXP, SATA54RXN, SATA54RXP, SATA54TXN, SATA54TXP, SATA55RXN, SATA55RXP, SATA55TXN, SATA55TXP, SATA56RXN, SATA56RXP, SATA56TXN, SATA56TXP, SATA57RXN, SATA57RXP, SATA57TXN, SATA57TXP, SATA58RXN, SATA58RXP, SATA58TXN, SATA58TXP, SATA59RXN, SATA59RXP, SATA59TXN, SATA59TXP, SATA60RXN, SATA60RXP, SATA60TXN, SATA60TXP, SATA61RXN, SATA61RXP, SATA61TXN, SATA61TXP, SATA62RXN, SATA62RXP, SATA62TXN, SATA62TXP, SATA63RXN, SATA63RXP, SATA63TXN, SATA63TXP, SATA64RXN, SATA64RXP, SATA64TXN, SATA64TXP, SATA65RXN, SATA65RXP, SATA65TXN, SATA65TXP, SATA66RXN, SATA66RXP, SATA66TXN, SATA66TXP, SATA67RXN, SATA67RXP, SATA67TXN, SATA67TXP, SATA68RXN, SATA68RXP, SATA68TXN, SATA68TXP, SATA69RXN, SATA69RXP, SATA69TXN, SATA69TXP, SATA70RXN, SATA70RXP, SATA70TXN, SATA70TXP, SATA71RXN, SATA71RXP, SATA71TXN, SATA71TXP, SATA72RXN, SATA72RXP, SATA72TXN, SATA72TXP, SATA73RXN, SATA73RXP, SATA73TXN, SATA73TXP, SATA74RXN, SATA74RXP, SATA74TXN, SATA74TXP, SATA75RXN, SATA75RXP, SATA75TXN, SATA75TXP, SATA76RXN, SATA76RXP, SATA76TXN, SATA76TXP, SATA77RXN, SATA77RXP, SATA77TXN, SATA77TXP, SATA78RXN, SATA78RXP, SATA78TXN, SATA78TXP, SATA79RXN, SATA79RXP, SATA79TXN, SATA79TXP, SATA80RXN, SATA80RXP, SATA80TXN, SATA80TXP, SATA81RXN, SATA81RXP, SATA81TXN, SATA81TXP, SATA82RXN, SATA82RXP, SATA82TXN, SATA82TXP, SATA83RXN, SATA83RXP, SATA83TXN, SATA83TXP, SATA84RXN, SATA84RXP, SATA84TXN, SATA84TXP, SATA85RXN, SATA85RXP, SATA85TXN, SATA85TXP, SATA86RXN, SATA86RXP, SATA86TXN, SATA86TXP, SATA87RXN, SATA87RXP, SATA87TXN, SATA87TXP, SATA88RXN, SATA88RXP, SATA88TXN, SATA88TXP, SATA89RXN, SATA89RXP, SATA89TXN, SATA89TXP, SATA90RXN, SATA90RXP, SATA90TXN, SATA90TXP, SATA91RXN, SATA91RXP, SATA91TXN, SATA91TXP, SATA92RXN, SATA92RXP, SATA92TXN, SATA92TXP, SATA93RXN, SATA93RXP, SATA93TXN, SATA93TXP, SATA94RXN, SATA94RXP, SATA94TXN, SATA94TXP, SATA95RXN, SATA95RXP, SATA95TXN, SATA95TXP, SATA96RXN, SATA96RXP, SATA96TXN, SATA96TXP, SATA97RXN, SATA97RXP, SATA97TXN, SATA97TXP, SATA98RXN, SATA98RXP, SATA98TXN, SATA98TXP, SATA99RXN, SATA99RXP, SATA99TXN, SATA99TXP, SATA100RXN, SATA100RXP, SATA100TXN, SATA100TXP, SATA101RXN, SATA101RXP, SATA101TXN, SATA101TXP, SATA102RXN, SATA102RXP, SATA102TXN, SATA102TXP, SATA103RXN, SATA103RXP, SATA103TXN, SATA103TXP, SATA104RXN, SATA104RXP, SATA104TXN, SATA104TXP, SATA105RXN, SATA105RXP, SATA105TXN, SATA105TXP, SATA106RXN, SATA106RXP, SATA106TXN, SATA106TXP, SATA107RXN, SATA107RXP, SATA107TXN, SATA107TXP, SATA108RXN, SATA108RXP, SATA108TXN, SATA108TXP, SATA109RXN, SATA109RXP, SATA109TXN, SATA109TXP, SATA110RXN, SATA110RXP, SATA110TXN, SATA110TXP, SATA111RXN, SATA111RXP, SATA111TXN, SATA111TXP, SATA112RXN, SATA112RXP, SATA112TXN, SATA112TXP, SATA113RXN, SATA113RXP, SATA113TXN, SATA113TXP, SATA114RXN, SATA114RXP, SATA114TXN, SATA114TXP, SATA115RXN, SATA115RXP, SATA115TXN, SATA115TXP, SATA116RXN, SATA116RXP, SATA116TXN, SATA116TXP, SATA117RXN, SATA117RXP, SATA117TXN, SATA117TXP, SATA118RXN, SATA118RXP, SATA118TXN, SATA118TXP, SATA119RXN, SATA119RXP, SATA119TXN, SATA119TXP, SATA120RXN, SATA120RXP, SATA120TXN, SATA120TXP, SATA121RXN, SATA121RXP, SATA121TXN, SATA121TXP, SATA122RXN, SATA122RXP, SATA122TXN, SATA122TXP, SATA123RXN, SATA123RXP, SATA123TXN, SATA123TXP, SATA124

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	3V_S0 ○ R121 *1K_4 PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R122 *1K_4 PCL_GNT3# 10									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	3V_RTC ○ R125 *330K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GPIO19	Boot Location	1	1	SPI	0	0	LPC	R129 *1K_4 GNT1# 10 R130 *1K_4 GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	1 = Override 0 = Default (weak PD 20K)	3V_S0 ○ R131 *1K_4 ACZ_SDOUT ACZ_SDOUT 32									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R132 *2.2K_4 1.8V_S0 R133 *1K_4 DF_TVS 11 H_SNB_IVB# 4									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	3V_AUX ○ R134 *10K_4 R135 *1K_4 PLL_ODVR_EN 11									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	3V_S5 ○ R136 *1K_4 ACZ_SYNC									
GPIO15	TLS Confidentiality	RSMRST	0 = Default, TLS no Confidentiality 1 = TLS Confidentiality	3V_S5 ○ R137 *1K_4 GPIO15 11									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	3V_RTC ○ R139 *330K_4 R140 *330K_4 DSWVREN 8									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default, Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default, Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default, Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default, Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default, Not Detected 1 = Detected	0=NC									
SATA3GP/ GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP/ GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									


SERIRQ	R104	8.2K 4
GPIO19	R100	10K 4
GPIO21	R105	10K 4
SATA_LED#	R106	10K 4

GPIO 21 pull up for BIOS


NEW CARD




PCI/USBOC# PU




System PU



SMBUS Level Shift




Panther Point (GPIO,VSS_NCTF,RSVD)



ID2	ID1	ID0	Model
0	0	0	FJ8 UMA
0	0	1	FJ8 Discrete
0	1	0	FH6 UMA(Consumer)
0	1	1	FH6 UMA(Commercial)
1	0	0	FH6 N13P-LP
1	0	1	FH6 N13P-GLP
1	1	0	TBD
1	1	1	TBD

Panther Point-M (POWER)






Quanta Computer Inc.

PROJECT : FH6C_HM70


Size	Document Number	Rev B
	Panther Point 6/6	
Date:	Tuesday, May 22, 2012	Sheet 13 of 45

DDR_RVS (DDR)




CAD Note: All VREF traces should have 10 mil trace width


2.48A



Place these Caps near So-Dimm1.



VREF DQ1 M1 Solution



Dr-Bios.com



Quanta Computer Inc.

PROJECT : FH6C_HM70

Size	Document Number	Rev
	DDR3 SO-DIMM-1	B
Date:	Tuesday, May 22, 2012	Sheet 15 of 45

22 FBA_DQ[0..63]
22 FBA_DQM[0..7]
22 FBA_WDQSP[0..7]
22 FBA_RDQSN[0..7]
22 FBA_CMD[0..31]

23 FBB_DQ[0..63]
23 FBB_DQM[0..7]
23 FBB_WDQSP[0..7]
23 FBB_RDQSN[0..7]
23 FBB_CMD[0..31]

U10B

bga908-nvidia-n13p-gs-a1

COMMON

219 FBA


FBA_DQ0 L28 FBA_DQ1 M20 FBA_DQ2 L29 FBA_DQ3 M21 FBA_DQ4 M22 FBA_DQ5 P29 FBA_DQ6 R22 FBA_DQ7 P28 FBA_DQ8 J28 FBA_DQ9 H22 FBA_DQ10 J29 FBA_DQ11 H28 FBA_DQ12 Q22 FBA_DQ13 E31 FBA_DQ14 E32 FBA_DQ15 F30 FBA_DQ16 C34 FBA_DQ17 D32 FBA_DQ18 B33 FBA_DQ19 C33 FBA_DQ20 F33 FBA_DQ21 F32 FBA_DQ22 H33 FBA_DQ23 H32 FBA_DQ24 P34 FBA_DQ25 P32 FBA_DQ26 P31 FBA_DQ27 P33 FBA_DQ28 L31 FBA_DQ29 L34 FBA_DQ30 L32 FBA_DQ31 L33 FBA_DQ32 AG26 FBA_DQ33 AF29 FBA_DQ34 AG29 FBA_DQ35 AF28 FBA_DQ36 AD30 FBA_DQ37 AD29 FBA_DQ38 AC29 FBA_DQ39 AD28 FBA_DQ40 AJ29 FBA_DQ41 AK29 FBA_DQ42 AJ30 FBA_DQ43 AK28 FBA_DQ44 AM29 FBA_DQ45 AJ31 FBA_DQ46 AN29 FBA_DQ47 AM30 FBA_DQ48 AN31 FBA_DQ49 AN32 FBA_DQ50 AF30 FBA_DQ51 AP32 FBA_DQ52 AM33 FBA_DQ53 AL31 FBA_DQ54 AK33 FBA_DQ55 AK32 FBA_DQ56 AD34 FBA_DQ57 AD32 FBA_DQ58 AC30 FBA_DQ59 AD33 FBA_DQ60 AE31 FBA_DQ61 AG34 FBA_DQ62 AG32 FBA_DQ63 AG33

FBA_DQM0 P30 FBA_DQM1 F31 FBA_DQM2 F34 FBA_DQM3 M32 FBA_DQM4 AD31 FBA_DQM5 AL29 FBA_DQM6 AM32 FBA_DQM7 AE34

FBA_WDQSP0 M31 FBA_WDQSP1 G31 FBA_WDQSP2 E33 FBA_WDQSP3 M33 FBA_WDQSP4 AE31 FBA_WDQSP5 AK30 FBA_WDQSP6 AN33 FBA_WDQSP7 AE33

FBA_RDQSN0 M30 FBA_RDQSN1 H30 FBA_RDQSN2 E34 FBA_RDQSN3 M34 FBA_RDQSN4 AE30 FBA_RDQSN5 AK31 FBA_RDQSN6 AM34 FBA_RDQSN7 AE32

H26 FB_VREF



U10C

bga908-nvidia-n13p-gs-a1

COMMON

319 FBB

FBB_DQ0 G9 FBB_DQ1 E9 FBB_DQ2 G8 FBB_DQ3 F8 FBB_DQ4 E11 FBB_DQ5 G14 FBB_DQ6 F12 FBB_DQ7 G12 FBB_DQ8 G8 FBB_DQ9 F6 FBB_DQ10 F8 FBB_DQ11 F8 FBB_DQ12 F4 FBB_DQ13 G4 FBB_DQ14 E2 FBB_DQ15 F3 FBB_DQ16 C2 FBB_DQ17 D4 FBB_DQ18 D3 FBB_DQ19 C1 FBB_DQ20 B3 FBB_DQ21 C4 FBB_DQ22 B5 FBB_DQ23 C5 FBB_DQ24 A11 FBB_DQ25 C11 FBB_DQ26 D11 FBB_DQ27 B11 FBB_DQ28 D8 FBB_DQ29 A8 FBB_DQ30 C8 FBB_DQ31 B8 FBB_DQ32 F24 FBB_DQ33 G23 FBB_DQ34 E24 FBB_DQ35 G24 FBB_DQ36 D21 FBB_DQ37 E21 FBB_DQ38 G21 FBB_DQ39 F21 FBB_DQ40 G27 FBB_DQ41 D27 FBB_DQ42 G26 FBB_DQ43 E27 FBB_DQ44 E29 FBB_DQ45 F29 FBB_DQ46 F30 FBB_DQ47 D30 FBB_DQ48 A32 FBB_DQ49 C31 FBB_DQ50 C32 FBB_DQ51 B32 FBB_DQ52 D29 FBB_DQ53 A29 FBB_DQ54 C29 FBB_DQ55 B29 FBB_DQ56 B21 FBB_DQ57 C23 FBB_DQ58 A21 FBB_DQ59 C21 FBB_DQ60 B24 FBB_DQ61 C24 FBB_DQ62 B26 FBB_DQ63 C28

FBB_DQM0 E11 FBB_DQM1 E3 FBB_DQM2 A3 FBB_DQM3 C3 FBB_DQM4 F23 FBB_DQM5 F27 FBB_DQM6 C30 FBB_DQM7 A24

FBB_WDQSP0 D10 FBB_WDQSP1 D5 FBB_WDQSP2 C5 FBB_WDQSP3 B8 FBB_WDQSP4 A8 FBB_WDQSP5 E28 FBB_WDQSP6 B30 FBB_WDQSP7 A23

FBB_RDQSN0 D9 FBB_RDQSN1 E4 FBB_RDQSN2 B2 FBB_RDQSN3 A5 FBB_RDQSN4 D22 FBB_RDQSN5 D28 FBB_RDQSN6 A30 FBB_RDQSN7 B23

FBB_CMD0 E14 FBB_CMD1 F14 FBB_CMD2 F12 FBB_CMD3 A12 FBB_CMD4 B12 FBB_CMD5 C14 FBB_CMD6 B14 FBB_CMD7 G16 FBB_CMD8 F16 FBB_CMD9 E15 FBB_CMD10 D15 FBB_CMD11 A14 FBB_CMD12 D15 FBB_CMD13 A15 FBB_CMD14 B15 FBB_CMD15 C17 FBB_CMD16 D18 FBB_CMD17 E18 FBB_CMD18 F18 FBB_CMD19 B20 FBB_CMD20 B20 FBB_CMD21 C18 FBB_CMD22 B18 FBB_CMD23 G18 FBB_CMD24 G17 FBB_CMD25 F17 FBB_CMD26 D16 FBB_CMD27 A18 FBB_CMD28 D17 FBB_CMD29 A17 FBB_CMD30 B17 FBB_CMD31 E17

FBB_CMD_RFU0 C12 FBB_CMD_RFU1 C20

FBB_CLK0 D12 FBB_CLK1 E12 FBB_CLK2 E20 FBB_CLK3 F20 FBB_CLK4 D25 FBB_CLK5 C27 FBB_CLK6 D27 FBB_CLK7 C27

FBB_WCKB0 D6

FBB_WCKB1 D7

FBB_WCKB2 C6

FBB_WCKB3 B6

FBB_WCKB4 F26

FBB_WCKB5 E26

FBB_WCKB6 A29

FBB_WCKB7 A27

FBB_CMD0 D13 FBB_CMD1 E14 FBB_CMD2 F14 FBB_CMD3 A12 FBB_CMD4 B12 FBB_CMD5 C14 FBB_CMD6 B14 FBB_CMD7 G16 FBB_CMD8 F16 FBB_CMD9 E15 FBB_CMD10 D15 FBB_CMD11 A14 FBB_CMD12 D15 FBB_CMD13 A15 FBB_CMD14 B15 FBB_CMD15 C17 FBB_CMD16 D18 FBB_CMD17 E18 FBB_CMD18 F18 FBB_CMD19 B20 FBB_CMD20 B20 FBB_CMD21 C18 FBB_CMD22 B18 FBB_CMD23 G18 FBB_CMD24 G17 FBB_CMD25 F17 FBB_CMD26 D16 FBB_CMD27 A18 FBB_CMD28 D17 FBB_CMD29 A17 FBB_CMD30 B17 FBB_CMD31 E17

FBB_CMD_RFU0 C12 FBB_CMD_RFU1 C20

FBB_CLK0 D12 FBB_CLK1 E12 FBB_CLK2 E20 FBB_CLK3 F20 FBB_CLK4 D25 FBB_CLK5 C27 FBB_CLK6 D27 FBB_CLK7 C27

FBB_WCKB0 D6

FBB_WCKB1 D7

FBB_WCKB2 C6

FBB_WCKB3 B6

FBB_WCKB4 F26

FBB_WCKB5 E26

FBB_WCKB6 A29


FBB_WCKB7 A27





Quanta Computer Inc.
PROJECT : FH6C_HM70


1. Level 1 Environment-related Substances should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.

Size Document Number
N13P MEM I/F
Date: Tuesday, May 22, 2012 Sheet 17 of 45









			Quanta Computer Inc.	
			PROJECT : FH6C_HM70	
Size	Document Number			Rev B
N13P GND				
Date:	Tuesday, May 22, 2012			Sheet 20 of 45

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

Dr-Bios.com



C-33 For IVMP 6.5 (GPU)



B-29

Logical Strap Bit Mapping

Value	PU-VDD	PD	QCI PN(0402)
4.99K	1000	0000	CS24992FB26
10K	1001	0001	CS31002FB26
15K	1010	0010	CS31502FB24
20K	1011	0011	CS32002FB29
24.9K	1100	0100	CS32492FB16
30.1K	1101	0101	CS33012FB18
34.8K	1110	0110	CS33482FB22
45.3K	1111	0111	CS34532FB18

VRAM(DDR3) Configuration Table

RAMCFG [3:0]	DESCRIPTION (Vendor P/N)	Vendor	QCI P/N	ROM_SI
0111	128*16-900MHz K4W2G1646C-HC11	Samsung	AKD5MGWT500	PD 45.3K
0110	128*16-900MHz H5TQ2G63BFR-11C	Hynix	AKD5MGWTW00	PD 35K
0010	64*16-900MHz H5TQ1G63DFR-11C	Hynix	AKD5LZWTW02	PD 15K
0011	64*16-900MHz K4W1G1646G-BC11	Samsung	AKD5EGGT500	PD 20K

N13P-LP (GK107-ESP)	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	Value	Note
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG-GLP	PEX_PLL_EN_TERM	1000	LP:ES Samples 5K PU(0X0FDB)
			PCI_DEVIDE[5]-LP		0010	GLP:ES Samples 15K PD(0X0DFE)
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0110	H5TQ2G63BFR-11C:35K PD
					0111	K4W2G1646C-HC11:45.3K PD
					0010	H5TQ1G63DFR-11C:15K PD
					0011	K4W1G1646G-BC11:20K PD
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	1001	10K PU
	FB[0]-LP		I2CS_ADDR:0X9E		0001	10K PD
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111	EDID is used :45K PU
					0000	LP:notebook default:35K PD
					0111	GLP: Reserve:45.3K PD
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0011	LP ES Samples:20K PU(0X0FDB)
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000	GLP ES Samples:45.3K PU(0X0DEF)
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000	Not in use :5K PD
STRAP4	RESERVED	Reserve PCIE_SPEED-LP	PCIE_MAX_SPEED	DP_PLL_VDD3V	0111	LP:10K PD GLP: NA


B-29

	GLP 1GB HYN	GLP 1GB SAM	GLP 2GB HYN	GLP 2GB SAM	LP 2GB HYN	LP 2GB SAM
ROM_SCLK	VR44 NA	VR54 CS31502FB24	VR44 NA	VR54 CS31502FB24	VR44 NA	VR54 CS24992FB26
ROM_SI	VR41 NA	VR52 CS31502FB24	VR41 NA	VR52 CS33012FB18	VR41 NA	VR52 CS34532FB18
ROM_SO	VR43 NA	VR53 CS31002FB26	VR43 NA	VR53 CS31002FB26	VR43 NA	VR53 CS31002FB26
STRAP0	VR51 NA	VR55 CS34532FB18	VR51 NA	VR55 CS34532FB18	VR51 NA	VR55 CS34532FB18
STRAP1	VR46 NA	VR56 CS34532FB18	VR46 NA	VR56 CS34532FB18	VR46 NA	VR56 CS24992FB26
STRAP2	VR47 NA	VR57 CS24992FB26	VR47 NA	VR57 CS24992FB26	VR47 NA	VR57 CS32002FB29
STRAP3	VR48 NA	VR58 CS24992FB26	VR48 NA	VR58 CS24992FB26	VR48 NA	VR58 CS24992FB26
STRAP4	VR50 NA	VR59 NA	VR50 NA	VR59 NA	VR50 NA	VR59 CS34532FB18


*LP QS Samples:5K PU(0X0FD3)
*GLP MP Samples:15K PD(0X0DE8)
*H5TQ2G63DFR-11C: 30.1K PD(0X05)
*LP QS Samples: 4.99K PD(0X0)
*LP QS Samples: 20K PD(0X0FD3)
*GLP MP Samples: 5K PU(0X0DE8)
*LP QS Samples: 45K PD(0X111)

C-48

B-08



B-09



B-02

GPIO ASSIGNMENTS

GPIO	I/O	USAGE	
0	OUT	Y	NVVDD VID4
1	OUT	Y	NVVDD VID3
2	OUT	N	PANEL BACKLIGHT PWM
3	OUT	N	PANEL POWER ENABLE
4	OUT	N	PANEL BACKLIGHT ENABLE
5	OUT	Y	NVVDD VID1
6	OUT	Y	NVVDD VID2
7	OUT	N	3D STEREO
8	I/O	Y	GPU Overtemp
9	I/O	Y	GPU ALERT
10	OUT	N	FB Vref Control
11	OUT	Y	NVVDD VID0
12	IN	N	PWR_Level AC Detect
13	OUT	Y	NVVDD VID5
14	IN	N	HPD for IFP AB
15	IN	N	HPD for IFP C
16	OUT	N	DPRSLP(Default) or PSIF
17	OUT	N	HPD for IFP D
18	OUT	N	HPD for IFP E
19	OUT	N	HPD for IFP F
20	OUT	N	
21	OUT	N	

Dr-Bios.com



	LOWER 0-21	UPPER 32-63
C0001	A0	A0
C0002	A1	A1
C0003	A2	A2
C0004	A3	A3
C0005	A4	A4
C0006	A5	A5
C0007	A6	A6
C0008	A7	A7
C0009	A8	A8
C0010	A9	A9
C0011	A10	A10
C0012	A11	A11
C0013	A12	A12
C0014	A13	A13
C0015	A14	A14
C0016	A15	A15
C0017	B0	B0
C0018	B1	B1
C0019	B2	B2
C0020	C0	N/A
C0021	C1	N/A
C0022	C2	N/A
C0023	C3	N/A
C0024	C4	N/A
C0025	C5	N/A
C0026	C6	N/A
C0027	C7	N/A
C0028	C8	N/A
C0029	C9	N/A
C0030	C10	N/A
C0031	C11	N/A
C0032	C12	N/A
C0033	C13	N/A
C0034	C14	N/A
C0035	C15	N/A
C0036	C16	N/A
C0037	C17	N/A
C0038	C18	N/A
C0039	C19	N/A
C0040	C20	N/A
C0041	C21	N/A
C0042	C22	N/A
C0043	C23	N/A
C0044	C24	N/A
C0045	C25	N/A
C0046	C26	N/A
C0047	C27	N/A
C0048	C28	N/A
C0049	C29	N/A
C0050	C30	N/A
C0051	C31	N/A
C0052	C32	N/A
C0053	C33	N/A
C0054	C34	N/A
C0055	C35	N/A
C0056	C36	N/A
C0057	C37	N/A
C0058	C38	N/A
C0059	C39	N/A
C0060	C40	N/A
C0061	C41	N/A
C0062	C42	N/A
C0063	C43	N/A
C0064	C44	N/A
C0065	C45	N/A
C0066	C46	N/A
C0067	C47	N/A
C0068	C48	N/A
C0069	C49	N/A
C0070	C50	N/A
C0071	C51	N/A
C0072	C52	N/A
C0073	C53	N/A
C0074	C54	N/A
C0075	C55	N/A
C0076	C56	N/A
C0077	C57	N/A
C0078	C58	N/A
C0079	C59	N/A
C0080	C60	N/A
C0081	C61	N/A
C0082	C62	N/A
C0083	C63	N/A
C0084	C64	N/A
C0085	C65	N/A
C0086	C66	N/A
C0087	C67	N/A
C0088	C68	N/A
C0089	C69	N/A
C0090	C70	N/A
C0091	C71	N/A
C0092	C72	N/A
C0093	C73	N/A
C0094	C74	N/A
C0095	C75	N/A
C0096	C76	N/A
C0097	C77	N/A
C0098	C78	N/A
C0099	C79	N/A
C0100	C80	N/A
C0101	C81	N/A
C0102	C82	N/A
C0103	C83	N/A
C0104	C84	N/A
C0105	C85	N/A
C0106	C86	N/A
C0107	C87	N/A
C0108	C88	N/A
C0109	C89	N/A
C0110	C90	N/A
C0111	C91	N/A
C0112	C92	N/A
C0113	C93	N/A
C0114	C94	N/A
C0115	C95	N/A
C0116	C96	N/A
C0117	C97	N/A
C0118	C98	N/A
C0119	C99	N/A
C0120	C100	N/A
C0121	C101	N/A
C0122	C102	N/A
C0123	C103	N/A
C0124	C104	N/A
C0125	C105	N/A
C0126	C106	N/A
C0127	C107	N/A
C0128	C108	N/A
C0129	C109	N/A
C0130	C110	N/A
C0131	C111	N/A
C0132	C112	N/A
C0133	C113	N/A
C0134	C114	N/A
C0135	C115	N/A
C0136	C116	N/A
C0137	C117	N/A
C0138	C118	N/A
C0139	C119	N/A
C0140	C120	N/A
C0141	C121	N/A
C0142	C122	N/A
C0143	C123	N/A
C0144	C124	N/A
C0145	C125	N/A
C0146	C126	N/A
C0147	C127	N/A
C0148	C128	N/A
C0149	C129	N/A
C0150		



IN USE ON _____

 **Quanta Computer Inc.**
PROJECT : FH6C HM70


1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partner









PANEL BACKLIGHT CONTROL







LCD POWER SWITCH



LCD Panel Module




Dr-Bios.com




USB 2.0 CONN (Charge)




60mils




USB 3.0 CONN




USB 3.0 CONN




S5 Charge




CB0	CB1	Status
0	0	Auto Dection Charge Mode
0	1	Force Dedicated Charger Mode
1	0	Pass Through Mode
1	1	Pass Through Mode with CDP or SDP(SIG55584 only)




MIC




HP




SPKR




BEEP




VOLMUTE




Codec ALC269-VC3



DGND plane AGND plane




$$V_o = 1.25 * (1 + R_a / R_b)$$




Share Pin

INT KeyBoard




	ID0	ID1	ID2	KB_ID
	CHO	ISO		
UK	1	0	0	1
US	0	1	0	1
JP	1	1	0	1


Touch Pad SMBUS CLICK PAD reserve




TPM Connector




LED


























HOLE




Decoupling Cap






Layout Note:
32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.


For Debug




PWR BOARD CON




GPU Thermal




1MB ROM




Intel Turbo mode only <CPU>



HWPG circuit



Quanta Computer Inc.
PROJECT : FH6C_HM70



$\text{Irripple} = (\text{Vin} - \text{Vout}) \cdot \text{Vout} / (\text{Vin} \cdot \text{L} \cdot \text{f})$

O.C.P setup information


Output	Mos	Rds_on	I_OCP	OC_ΔIL(A)	Freq(KHz)	Inductor	R_TRIP
5V		17.5m_Max	10	3.68	400	2.5uH	143K
3.3V		17.5m_Max	10	2.18	500	2.5uH	158K

L/S Mosfet parameter

Mosfet	Package	ID (Ta=25C)	Rds_on_max
Si4134DY	SO-8	9.9A/14A	17.5m
AO4712	SO-8	10A/11.2A	18.0m
AO4710	SO-8	11A/12.7A	14.2m
AP4438GSM	SO-8	7A/11.7A	18.0m
DMG4812	SO-8	9.6A/10.7A	18.5m
AON7702	DFN3x3	11A/20A	14.0m

Power On sequencing

EN0	ENC	REF	VREG3	VREG5	SMPS1	SMPS2
LOW	LOW	OFF	OFF	OFF	OFF	OFF
> 2.4V	LOW	ON	ON	ON	OFF	OFF
> 2.4V	> 2.4V	ON	ON	ON	ON	ON




Inductor information

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size	Vendor P/N
0.36uH 20%	Panasonic	CV+36Q0MZ00	20	25	1.4m Max.	7X7X4	ETQP4LR36AFM

L/S Mosfet parameter

Mosfet	Package	ID (Ta=25C)	Rds_on_max	Schottky
RJK03D3DPA	P_PAK	20A/40A	4.7m	YES
AOL1718	P_PAK	20A/90A	4.3m	YES
RMW200N03FUB	P_PAK	20A/80A	4.6m	NO
FDMS0310S	P_PAK	14A/83A	5.2m	YES

DDR3 1.5V_S3 (TPS51116RGE or RT8207LZQW)



Inductor information

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size
1uH 20%	CYN	CV-10I0MZ04	18	28	3.3m Max.	11X10X4
1uH 20%	MAG Layer	CV-10L0MZ28	21	30	3.1m Max.	11X10X4

L/S Mosfet parameter

Mosfet	Package	ID (Ta=25C)	Rds_on_max	Schottky
RJK03D3DPA	P_PAK	20A/40A	4.7m	YES
AOL1718	P_PAK	20A/90A	4.3m	YES
RMW200N03FUB	P_PAK	20A/80A	4.6m	NO
FDMS0310S	P_PAK	14A/83A	5.2m	YES




Quanta Computer Inc.

PROJECT : FH6C_HM70

DDR3 1.5V_S3 (RT8207LZQW)

Size	Document Number	Rev
		B

Date	Sheet	36	of	45
Tuesday, May 22, 2012				




VCCIO_SENSE- connect to the GND sense point of the load
VCCIO_SENSE+ connect to the load voltage sense point.

Output Voltage Selection	
REFIN=3.3V	output voltage=1.05V
REFIN=GND	output voltage=1.00V
Resister Divider	Adjustable from VREF


Inductor information						
Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size
1uH 20%	CYN	CV-1010MZ04	18	28	3.3m Max.	11X10X4
1uH 20%	MAG Layer	CV-10L0MZ28	21	30	3.1m Max.	11X10X4

O.C.P setup information						
Output	Mos Rds_on	I_OCP	OC_ΔIL(A)	Freq(KHz)	Inductor	R_TRIP
1.05V	4.3m_Max	24	3.306	300	1uH	56.2K




Dr-Bios.com

Power rail discharge




Load Switch


S3 ON Load SW




S0 ON1 Load SW




DGPU VRON Load SW




DGFX_VR_PWRGD Load SW




DGFX_VR_PWRGD_1 Load SW




LAN_ON Load SW



S0 ON2 Load SW




WLAN_ON Load SW



Mosfet parameter


Mosfet	Package	ID(Ta=25C)	Rds_on_max	Vgs_max
AO4468	SO-8	8.4A/10.4A	22m	+/- 20V
AP4800CGM	SO-8	7.5A/10.4A	22m	+/- 20V
Si4128DY	SO-8	7.0A/10.9A	30m	+/- 20V
Si4134DY	SO-8	7.0A/14A	17.5m	+/- 20V
ME3424D	TSOP-6	5.0A/6.7A	42m	+/- 20V
AP2334GN	SOT-23	4.5A/5.0A	42m	+/- 20V
AO3404	SOT-23	5.0A/5.8A	43m	+/- 20V

Dr-Bios.com



H/L side Mosfet parameter

Mosfet	Package	ID (Ta=25C)	Rds_on_max	Schottky
AO4468	SO-8	10A/11.6A	22m	NO
AO4712	SO-8	10A/11.2A	18.0m	YES
Si4128DY	SO-8	7.0A/10.9A	30m	NO
Si4134DY	SO-8	7.0A/14A	17.5m	NO
AP4800CGM	SO-8	7.5A/10.4A	22m	NO



Dr-Bios.com

FH6C Mother Board Schematics Revision History

PCB Rev	Sch Rev	BOM Rev	DATE	Change List & Description
B	B		0426	USB S5 Charge U30.2.3 from USBP0_R-, USBP0_R+ to USBP2_R-, USBP2_R+
B	B		0426	USB S5 Charge U30.7.8 from USBP0-, USBP0+ to USBP2-, USBP2+
B	B		0426	CN8.1 USBPWR_P0 swap to CN10.1 +5V_USB0
B	B		0426	Change CON3 from 12Pin to 6Pin 1.0 pitch connector for factoryRequirements

Dr-Bios.co

Quanta Computer Inc.
 PROJECT : FH6C_HM70
 Document Number
Change List
 Date: Wednesday, May 24, 2017 Printed: 45 of 45